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ABSTRACT
<
This thesis is concerned with/aeveiopin_ a set of five computer
pro&Yams, for use with the 1_,_-7090/7094 computer, to simulate and
translate a chosen computer design in Chu's Computer Design Languag_
(oDL) boolean(or .q ations / h. aohine iss u-
fated and translated by this set of programs is a simple, non-trivial,
stored-program digital computer. JThe programs are written in the
Michigan Algorithmic Decoder (_D) programming lan_uage,
/
_The computer design (shown in Appendix A) is first transcribed
• /
into a MAD program_ following the CDL format as closely as possible.
/
This MAD program is readily expanded into a simulation program (sho_u
in Appendix B). The simulation, program uses as data a sample test
program encompassing the entire instruction r_epertoire of the desigaed
'computer, and produces an octal output which represents all re_ister
contents for each clock (Appendix C).
/
/The translation is accomplished by a set of four consecutive
programs: a tabulation program, a truth _table program, a boo!e_n
expression program, and a booleen equation program/ The tabulation
program (Appendix D) accepts as input the _'_D program obtained above,
prior to its expansion into the simulatio,_ program, and produces as
output a tabulation of all data pertinent to translation (Appendix E).
This tabulation is then processed by the truth table program
(Appendix F), which generates truth tables for each register and each
operation (Appendix G). With these tables as input, the boole_na
expre:_sion program (Appendix H) produces as output a set of JK-type
boolean expressions for each register flip-flop (Appendix I). The
boolean equation program (Appendix J) assembles and packs these
expressions into a set of boolean equations (Appendix X). These
equations constitute the boolean translation of the chosen computer
design.
_he use of NAD to simulate a CDL design has both advantages and
disadvantages'. The advantages include: the use of subscripted alpha-
numeric statement label vectors to simulate command signals; the
ability to define arithmetical operators as external functions, and
use them directly in the program without a separate calling sequence;
the ability to simulate parallel conditional operations through the
use of the _htD compound conditional; and the ability, by proper
mode declaration, to use octal integers in all registers throughout
the program. The disadvantages include: the _inability to simulate
adequately multiple clock pulses and matrix-generated command signals
with the statement label vector; the necessity to right-adjust all
%
integer values, which presents difficulties in bit-comparisons and
sub-reglster operations; and the 36-bit h_ord size required of all
variables in MAD, by which it is difficult to simulate any smaller or
larger registez and memory word sizes used in the CDL desieu.
Additionally, it must be noted that this simulation process is
very slow. For this particular computer simulation, compilation time
was 20.4 seconds, and execution time was 1.8 seconds.
ii
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i. Purpose. The purpose of this paper is an attempt to develop a
translation program for Chu's Computer Design Language, hereinafter
referred to as the CDL. This particular program uses as input the
CDL description of a simple, hypothetical, general-purpose digital
computer, which is listed in Appendix A. A second purpose is to
investigate the feasibility of using CDL format to develop a logical
simulation program.
2. Pro_rsmmin_ Language. The programming language used in this
investigation is the Michigan Algorithmic Decoder language, herein-
after referred to as NAD. This language was originally chosen
primarily because it was the only programming language ofwhich this
writer had any worklngknowledge. Upon further investigation, it was
found to be a fortuitous choice, especially in the realm of logical
simulation. One basic reason for this is that both the CDL and F_AD
are ALGOL-based languages, hence the similarity.
The _D language allows abbreviations of certain standard
expressions, a partial listing of which is sho_ in Table i. These
D
abbreviations are used frequently in the ensuing program development,
both for simplicity, and as format restrictions for input to the
program.
3. Procedure. The development of this program, which is fully
discussed in the balance of the paper, is as follows:
a. Since the CDL terminology and symbols are not computer
compatible, the CDL description is first transcribed into _D
l
2Table I:
, ,, , , , , ,,, ,
MAD Abbreviations and Corresponding Expressions
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language, following the CDL format as closely as possible. This
transcription is readily expanded into a simulation program, which
is discussed in Section II.
b. The next step is the construction of truth tables, from which
the boolean equations can be developed. This is discussed in
Section III, and is, in fact, two successive programs: a tabulation
program, and a truth table program. The input to the tabulation
program is the MAD transcription of the CDL description, extracted
from the body of the simulation program. The output of the
tabulation program is in the form of punched cards which are
introduced as data for the truth table program. The output of the
latter program is also in the form of punched cards.
c. The final step is the generation of boolean equations for each
register, and for a representative memory word, or row. All
registers, and the memory, are assumed to be composed of JK flip-
flops, and the resulting equations are therefore of the JK form.
This portion is subdivided into two programs: a boolean expression
program, and a boolean equation program. T_e data for the booles_u
expression program are the truth tables generated by the trut__._h
, table program, in the form of punched cards. The output is also in
the form of punched cards, and is used as input to the boolean
equation program. The final output _i§ a printout of a series of
/E-type boolean equations for each of the flip-flops of the
computer.
4. Conclusions. The conclusions to be drawn from the work discussed
in this paper can be described as both retrospective and prospective.
a. The simulation program indicates that CDL is well suited to
logical simulation, but requires transcription into an existing
programming language, in this case the language being ILQD. Lest
it be concluded that F_%D could be used just as easily for simulation,
it must be pointed that the marked similarity between the two
languages in this particular case is more a coincidence ths_u a
reality, resulting mainly from the simplicity of the computer
described. MAD may greatly resemble CDL, but they are not equivalent.
The following points must be emphasized, for clarity:
i. A CDL command signal is the output of a logical switching
matrix. A 1,LADstatement label, on the other hand, is a vector,
with single subscripts. A single clock pulse produces a one-
row matrix, which is equivalent to a vector, and the statement
label suffices in the simulation. A multiple clock pulse
machine, however, produces a multiple-row command signal matrix,
which can not adequately be described by a vector without loss
of format similarity.
ii. A register, considered as a word, or variable, in l;n_O,
can not be decomposed into sub-registers. To be sure, it may
be masked, and the results may be shifted as necessary for
proper positioning in a memory word. The resultant word,
however, is not in reality a sub-register, but a separc.t_
distinct variable, in addition to the original _'i__ -_....._.....
not a part of it. By the same tdken, cascading of registers,
a simple procedure in CDL, is rather cumbersome in MAD. It
requires several shifts and logical-or operations, with the
result again being a new and distinct variable, larger than
and separate from its supposed components. It should be
fairly evident that a F_tD simulation program for a more
sophisticated computer than the one described herein would
scarcely resemble the CDL description, let alone be
equivalent.
iii. Individual bits of a register, as used in CDL, are
actually small sub-registers, and subject to the same
restrictions. The problem would be magnified if several
distinct and non-adjacent bits were used to generate a command
signal, as might be the case in micro-programming.
iv. MAD uses a word length of 36 bits, while CDL has no such
restriction. Consequently, the use of MAD to simulate
registers of shorter word length would tend to waste memory,
and cause difficulties similar to those encountered in sub-
register operations, since all words must be right-adjusted.
Words of greater length than 36 bits, on the other hand, would
require decomposition and cascading, with the attendant diffi-
culties already discussed.
In view of the above, it is felt that a CDL compiler, to accept a
CDL description directly and produce a maoEine language simulation
program acceptable to the simulating computer (in this case, the
IBM-7090/7094), is both desirable and necessary.
b. The translation program developed in this paper can only be
said to work for this particular CDL _escription. It does, however,
demonstrate that such a translation is possible, and the basic
ideas could be expanded for other more sophisticated computer
descriptions. The following points should be considered:
i. If a CDL compiler should be developed, the tabulation
program developed herein could easily be bypassed, if not
6eliminated. Thus, the truth table program could readily
develop the necessary truth tables directly from
description.
ii. The truth tables are a necessary intermediate step in
the translation, since the boolean expressions developed from
them would be entirely dependent upon the type of flip-flop
used. However, the boolean expression and boolean equation
programs could probably be combined, with the expressions
being packed into the appropriate equation matrices as they
are generated from the truth tables. Unfortunately, time did
not allow investigation of this possibility.
SECTIONII: LOGICAL SIMULATION
A. ADVANTAGES OF i._D LANGUAGE
There are several advantages to using F_.D language in writing a Logical
Simulation Program for a computer description written in CDL. These
are:
i. Alphanumeric .statement labels. A statement label effectively
simulates a command signal in CDL, since it identifies the location of
the next sequential instructions to be executed in the program. Sinc_
a NJ_D statement label is an alpha-numeric constant of not more than
six characters, beginning with a literal, and, furthermore, may be
subscripted, a CDL decoder terminal is easily transcribed into a _L_D
statement label. For example, K(17)*P in CDL becomes K(17K) in I_AD
(K denotes an octal subscript).
2. !nteger mode. By declaring the normal mode to be integer (N'S
INTEGER), all variables and constants not otherwise declared are
manipulated as integers, either octal or decimal numbers. This jz_ .....
facilitates register manipulation.
_. Octal number_. By appending a suffix, K, to any integer, it is
automatically declared an octal integer. Thus all registers contents
may be declared or manipulated as octal_n_mbers, easily convertible to
binary form.
4. Statement label vector. A vector declared in statement label mode
can be subscripted with another integer variable, whose value may be
evaluated at any specified point in the program, and the value may be
an octal or decimal integer. Thus, evaluating the statement T'0 K(F),
7
8a transfer is made to statement label K(ITK), for example, only _lhen
the value of F at that time is 17 octal (llll binary).
5. Functions. In MAD, an external, or internal, fanction is defined
by an alpha-numeric name of not more than six characters, followed by
a period (.), and by the arguments in parentheses immediately following.
it may be used as part of an arithmetic expression without an addition__l
execution statement. Thus, the I_D statement, A = ADD. (A,R), evaluates
the function ADD. (A,R), and substitutes the result as the value of
variable A. In this way, the arithmetic and functional operators of
the CDL are readily transcribed into _L_D external functions, as shown
in Table 2.
6. Substitution operation. The large majority of operations described
in the CDL are transfer operations, defined by the symbol " _- ". This
is identical to the substitution operation in MAD, defined by the
symbol " = ". Thus the CDL statement, C _--D, readily becomes the MAD
statement, C = D, without loss of meaning or format.
7. Conditional statements. By use of a compottud conditional, several
executable statements may be defined in a MAD program directly after the
conditional statement which determines their execution. Thus parallel
conditional operations can be simulated without loss of context or
J
sequence. An example is shown in Table 3.
8. Masking. Using the bit-wise iogical-_nd operation in MAD (.A.),
together with an octal integer (readily converted to its binary value),
amy portion of a register can be masked in a F_D program, to evaluate,
compare, or manipulate one or more bits.
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I__FG = 0 THEN BEGIN
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B. RESTRICTIONS OF _._=_DLANGUAGE
in using a MAD program for CDL simulation, there are several
restrictions and difficulties which limit the possibility of exac_.___t
transcription from CDL into MAD in the following operations:
1. Sub-re_ister manipulation. In CDL, subregisters may readily be
defined and manipulated as separate entities. This is difficult, if
not impossible, in ?_AD. We will use the example in Table 4 to discuss
this in detail.
a. C_-R(ADDR). In this operation, the address portion of the
R register, R(ADDR), is transferred to the C register. This
portion, or subregister, is defined as the last six bits, R(3)
through R(8), of R. The operation is fairly straightforward in
the I_JD program, but it loses its similarity to CDL in the process.
The _L_D expression is C = R.A.77K, which means that the last six
bits are extracted by masking with 77 octal (llllll binary).
Since the result remains right-adjusted, no fUrther manipulation
is required.
b. F(I)-_--R(0P). In this operation, the operator portion of the
R register, R(OP), is transferred to the instruction portion of the
0
F register, F(I). These subregisters are defined as the first
three bits of R, R(0) through R(2), and the last three bits of
$
F, F(1) through F(3), respectively. The corresponding _D operation
is not so simple. Simply masking the first three bits of R with
700 octal_llO00000 binary) extracts the required bits, but _th
six trailing O's. The result must now be right adjusted by a six-
bit shift. The _D expression thus becomes (R.A. 700K).RS 6.
ll
Table 4: Sub-register Transfers in CDL and _D
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c. F(0)_-0. In this operation, the first bit of F, F(0), is
set to O. In the F_D program, since F is to be considered a four-
bit register, performing such an operation separately would caus_
further complications. It is therefore considered more desirable
to combine these two CDL operations into one _IAD operation, _lhere
_(0) is set to 0 by masking F with 7 octal (lll binary). The
resultant expression is: F = ((R.A.7OOIC).RS.6).A.7K.
2. Bit comparison. In CDL, the logical value of a specific bit may bo
used as a condition for execution of a transfer statement. The bit may
be masked for evaluation in MAD, but unless it is the right-most bit,
the result is an octal number with trailing O's, and not a logical
value (0 or 1). The result may be right-adjusted by shifting; it may
be compared with an octal number; or, if the logical value is to be l,
it may be tested for inequality with O. This simulation program uses
the latter operation, as shown in Table 5.
3. Clock pulse simulation. In CDL, a command signal is not generated
until a clock pulse activates the appropriate decoder terminal; e.g.
K(17)*P. Such an expression is illegal in a _LAD statement label,
which is used to simulate the command signal, as already discussed.
_n the case of a single clock pulse, as used in this program, the
problem is minor. An external function, CLOCK.(P), executes a
transfer to statement label K(F), with t_e subscript being the octal
value of F at the time of execution. In more sophisticated machines,
with variable or multiple clocks, the CLOCK. function must, of neces-
sity, be more complicated, and the advantage of the I,_ADstatement
label may be lost.
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c. SI_K_TION PROGRA/_IPROCEDURES
The simulation program of a simple digital computer, listed in
Appendix B, is essentially a MAD language transcription of the CDL
description, incorporating the advantages, and subject to the limi-
tations listed above. The following additional features will now be
discussed.
1. Declarations. The declaration portion of the CDL description is
not essential to the MAD simulation program, but is necessary, directly
or indirectly, for a translation program. It is therefore included as
IL_D comments, identified by the letter R in column ll. Any additional
comments, including those in the CDL description, can be inserted in
the same way. The MAD declaration portion has no counterpart in the
CDL description, but is essential for a IvLADprogram.
2. Additional functions. The clock simulation function, CLOCK. (K,F),
has already been discussed, and is considered self-explanatory. An
additional function, PRINT.(P), has been defined, to print out the
octal contents of each register after each sequential operation, so as
to visually check the sequencing and proper operation of the computer
according to the pro_oTam introduced.
_. Cyclin_ simulation. In the actual operation of this computer,
when the contents of F are 17 octal (llll binary), and G is O, the
6
C and D registers are reset, or cleared, and the computer "cycles",
or does not move until G is set to 1. This operation occurs twice:
when the power is turned on, and when the stop instruction, 504 octal
(lOlOOlO0 binary), is executed. To simulate tlzLs in the I_L_Dprogram,
the following procedure is used:
a. An additional argument, WAIT, is introduced for the external
1¢
function, PRIh_, at statement label K(17K): PRIh_.(P,hTAIT).
b. Whenthe "cycling" conditions occur in the external function
(F = 17K and G = 0 and C = 0 and D = 0), the statement ERROR RETO?d_
is executed. Since the external function has only one dummy
argument, this statement causes a return to the main program, not
at the original point of calling, but at the statement label iden-
tified by the second argument in the function call, namely WAIT.
c. At the statement label WAIT, two conditions may occur:
i. When the sequential number of the clock pulse is less than
5, (P.L.5), it is assumed the power has just been turned on,
and the START switch is to be turned on to start the program
operation. This is simulated by the statement T'0 START, and
START is printed in the simulation output.
ii. Otherwise (O'E), it is assumed that the "stop" instruction
has been executed, STOP is printed in the output, and the
program terminates.
4. Program. The program for this simulation is introduced as data.
instructions and operands are obtained by transferring a memory word,
located by the memory address register, C, into the buffer register, R,
with the "fetch sequence" operation: R M(C). The memory is declared
in the I_D program as an integer vector _ith 64 components, or nine-bit
words. The data therefore consists of _ %equence of memory components,
e.g. M(63), with the value of each being an integer of three octal
digits (nine binary bits). Unfortunately, vectors introduced as data
can not have octal subscripts, and the memory address locations,
determined by C, must be converted to decimal form for data purposes.
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5. Simulation output. The output for this simulatio_ is an octal
representation of the register contents, according to the format
specified in the _IAD simulation program. An additional statement in
the PRINT.(P) function (P'T STATE,F), together with a carri_e control
character of " + " in the format, w_hich causes an overprint of the
same line, allows the command signal for each operation to be printed
according to the octal value of F after the preceding operation; e.g.
K(17). The data, also printed out (READ AND PRINT DATA), was developed
by Chu for another digital computer, essentially the same as the one
described here. The program uses the f_ll instruction repertoire of
this computer, and the results have been verified to be accurate. A
listing of the output of this program is found in Appendix C.
b
SECTION III: TRUTH TABLE GEN_P_TiON
A. TABULATION
i. Purpose. The purpose of this program, shown in Appendix D, is to
scan the simulation program, which is now a _I&D transcription of the
CDL, to extract the information pertinent to translation into Boolean
equations, and to tabulate this information into a usable format.
2. Dat___Aa.The data for this program is the execution portion of the
simulation program discussed in the previous chapter, less the
CLOCK.(K,F), and PRINT.(P) statement_. Inasmuch as the CDL must be
transcribed into _IAD language for simulation, it is felt that no undue
difficulty would be imposed by establishing a specific format for this
data. Therefore, the following restrictions are imposed:
a. All statement labels must start in column i.
b. All statements, conditional or unconditional, must start in
column 12.
c. Except for the conditional jump instruction, all conditionals
will be compound conditionals.
. d. All blanks, or spaces, will be eliminated in substitution
statements, boolean expressions, and arithmetic expressions.
e. In all conditional statements, t_e ILAD abbreviation will be
used exclusively.
f. In compound conditionals, the executable statements following
the conditional will begin in column 16.
Input Format. The input data, subject to the conditions cited
IN1, for conditional statements,above, is read in using two formats:
16
17
and IN3 for unconditional _ _s atemen_s.
4. Procedure. Using the LOOX AT F0_LAT (L'T) statement, a card is
checked for the contents of columns 12 through 14. Several alter-
natives occur:
a. If the contents are _'R or O'R, a conditional statement exists.
The name and value of the conditional variable are determined
(S_'D/and VAL), as is the statement label, or command signal name
(STATE). If _._V is A(0), and there is a simole conditional, the
register involved (REG), and its final contents (CONT), are
evaluated. If there is no simple conditional, the next card is
read. Since, by the format, columns 12 through 14 are now empty,
REG and CONT are evaluated from the contents of columns 16 through
33 (three 6-character words). The five variables so obtained are
now printed out according to the format OUT. STATE, S_, and V_LL
are now "blanked", and the next card checked by L'T IN1, for an
entry in STATE or S_F_. If not, parallel operations are occurring.
New REG and CONT are evaluated, and printed out (with blanks in
STATE, SWV, _S_D VAL). If the STATE or VAL columns are not empty,
the procedure begins again from the original L'T statement, at
statement label START.
D
b. If columns 12 through 14 are E'L, no action is taken, and the
program returns to STA_T. : *
c. If columns 12 through 14 are O'E, an error has occurred in the
input, and the program terminates.
d. E'M or END in columns 12 through 14 indicate the last card of
the input, and the word =;_D is printed out and the program
terminates.
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e. Any other characters in columns 12 through 14 cause_ the
Ih_ format to be used to read in data at statement label _OCON.
This reads STATEfrom column i through 5, and columns 12 t_ough
29 are read as three 6-character words, from which RZGand CO_
are evaluated. Since this is an unconditional statement, _ and
VAL are not considered in printing out the format OUT 2.
5. Special conversion S. In order to match the output to the CDL
format as closely as possible, several special conversions are made
in this program:
a. Whenever CONT is R.A.77, this is converted to R(ADDR, both
terms being truncated to six characters for easier manipulation.
b. Whenever REG is F and CONT is ((R.A.7, this is printed out by
a special pair of formats, FI and FO, into its original terms,
with the transfer operator omitted but always implied:
F(I) _--R (OP), and F(O)*-O.
c. Whenever column 12 contains M, this indicates the store
instruction, and REG becomes M(C).
6. OutDut. The output from this program, printed according to the
formats described above, is shown in Appendix E. _Inen punched o_
cards, it becomes the input data for the next program.
B. TRUTH TABLES
b
1. Executive Program. This program reads in the data consecutively,
and stores it into five vectors, corresponding to the five input
variables generated by the previous program: STATE, SWV, VAL, REG,
and CONT. Where parallel operations occur, the corresponding values
of STATE, SI_, and VAL are carried through for each operation. The
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"loading" loop is terminated when the Eh_Dcard is reached.
2. F (Control) Re_ister program (STAB). This program is an external
function of the above executive program, and is the first one executed
after the "loading" loop is terminated. It searches the input vector,
and performs operations only when the "character" value of BEG is
F or F(I). For each operation, the subscript of K stored in STATE is
evaluated as a two digit octal number, and is converted to four binary
bits, X(O) through X(3), corresponding to each flip-flop of the F
register. The succeeding operations, determined by whether REG is F
or F(1), are:
a. When REG equals F, the column headings are printed according
to format HEAD1. The starting values of F(O) through F(3) have
already been determined, while the value of S_D/, YY, is
determined from VAL. The final values of the F-bits, Z(O) through
Z(3), are computea by converting the two digit octal value of CONT
to binary form. These are printed out by format 0UT1.
b. When REG equals F(I), the column headings are printed
according to format HEAD, including the t_ee bits R(O) through
R(2). The starting values of the F-bits have already been
determined, the final value of F(O), ZZ, is set to O, and the final
values of F(1) through F(3) are determined by the starting values
R(O) through R(2), computed as Y(1)_t_nrough Y(3). These are
computed by naming a new variable, ROP, and converting its value
into three binary bits. The entire process is repeated six times,
as the value of R0P varies from 0 to 5, corresponding to the
instruction repertoire of this computer. These values are printed
out by the format 0UT2.
2O
c. In both of the above cases, the output is in the ford of a
one-line truth table for each set of column headings.
3. Accumulator _ro_ram (ATAB). This program, or external function,
generates three separate types of truth tables, according to the
value of CONT. In addition, in the shifting operations, the first
and the last bit operations may differ from the other bits. Three
sets of truth tables must therefore be generated; for the first bit,
A(O), the last bit, A(8) (A is assumed as nine-bits by the CDL decla-
ration), and a representative bit, A(I), where I will vary from I to
7.
a. If CONT equals O, this is a clea.___roperation, and requires a
one-variable truth table. The column headings, defined _in the
program, are printed according to format CLR, and the values are
generated and printed by the external function PRNTI.(BB), where
the final value of the variable, BB, is declared as O.
b. If CONT equals "SHRA.(" or "CIRL.(" (truncated to six
characters), this is a two variable, or transfer, truth table,
with the final value of the first variable being the starting
value of the second variable. The column headings, determined by
the direction of the shift, and defined in the program, are
D
printed according to the format TRF. The values are computed and
printed by the external function PPa_2. (BB).
c. If CONT equals "ADD.(A" or "SUB.(A", this calls for a truth
table of three input variables (A,R, and the carry bit, B) and
two output variables, (A and B). This section of the program
sets two boolean variables, AY and AX, as switches, to determine
whether the operation is addition or subtraction, (AX), and to
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determine if the A(0) table is being generated, (AY), in _ich
case the carry output column is suppressed. The column headings
are printed according to format ADSUB,and the values are gener-
ated and printed by the external function PAS.(AX,AY). This
function performs full binary addition or subtraction, according
to AX, generating a final value of A and a carry bit.
4. Operation counter (D) register _ro_ram (DTAB). T_his external
function generates three types of truth tables:
a. When CONT equals 0, the column headings, as defined in the
program, are printed out by format CLR, and the values by external
function PROWl. (BB), with BB declared as 0.
b. When CONT equals "R(ADDR", the column headings are printed
by format TRF, and the values by external function PRNT2.(BB).
c. When CONT equals UCOUNT, this is a six-bit counter truth
table, with the column headings printed by format _HEADD1, and
the values computed and printed by external function PCNT.(AZ).
5. Memory address (C) register program (CTAB). In this external
program, two types of truth tables are generated:
a. When CONT equals 0, column headings, defined in the program,
are printed according to format CLR. PP_l.(BB) generates a one
0
variable truth table with BB declared as O.
b. When CONT equals "D" or "R(ADDR", _ this is a transfer operation.
Column headings are printed according to format TRF, and a two
variable truth table is generated by PRNT2.(BB).
6. Start/Stop flip-flop (G) nro_ram (GTAB). This register, or flip-
flop, requires only one-variable truth tables generated by PRNTI.(BB).
BB is declared as the final value of G, after the operation.
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7. Buffer (R) re__ster and memory programs (RTAB and N_ITAB). These
truth tables are of the transfer, or two variable, variety. The memory
truth table describes a representative bit, where the column is <esiz-
hated by I, a representative index varying from 0 to 8, and the row is
designated by C, where C is undetermined, but represents the value of
the memory address register, C.
8. Additional comments. In each of the above functions, except for
FTAB, the input vectorsare searched sequentially, by a loop, and the
external function is executed only when the value of REG is equal to
the applicable register. At this point, STATE and _ (previously
complemented if VAL=0), are evaluated and printed out by format
___iD2. Thus, before each truth table (or tables, in the case of the
accumulator), the control signal and conditional variable are printed.
9. Output. The output of t_is program is a series of truth tables,




This program generates the boolean expressions for each register bit,
using _ flip-flops. The executive, or main, program will be discussed
in three separate parts, followed by the external functions utilized.
1. Executive program (I). The input to the executive program is the
output of the Truth Table Generation program, previously discussed.
For this portion, the input format IN1 reads the command signal, or
K-terminal signal (STATE), the four bits of the register, (F(0) through
F(3)), and three possible switching, or conditional variables, (_V(O)
through S_(2)). The next format reads the initial value of the F-bits
(F(O) through F(3)), the value of the switching variable, or variables,
(V(0) through V(2)), and the final value of the F-bits (FN(0) through
FN(3)). Then the boolean expressions are generated by the external
function VBLF.(_X), where NX is a dummy variable of no consequence,
for calling purposes only. This procedure is repeated until REG(0)
is no longer F(0).
_. Executive program (II_. The first card for this program is read
according to format STS, at statement label NEXT, to evaluate the
b
command signal, (STATE), and the conditional variable (S_(0)) for the
following operation. The next c_rd is tested according to format
DREG, to leek for the counter operation. If this should occur, by the
fact that DX(2) is equal to "D(2)", the card is read by the format
DREG. The counter boolean expressions are generated by external
function PCNTR.(NX). When control returns to the executive program,
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a transfer is made back to statement label h_XT.
3..Executive program (III). If, by the DREG format test, DX(2) is
not equ-__lto "D(2)", the card is read by format RGST_, at statez_nt
label A3. This format reads five possible column headings for the
truth table. B(2), the third input column, is tested, and if it is
not blank, an addition or subtraction truth table follows. The
boolean expressions are generated by the external function VBL32. (hq().
If B(2) is blank, B(0) is then tested. A blank in B(0) will call
VBLI. (NX), while no blank will call VBL2. (NX), which read one- and
two-variable truth tables respectively. Upon return to the executive
program, the column headings are tested to determine if A(0) or A(I)
truth tables have been generated. If so, the program transfers back
to A3, where the next card is read according to format RGSTR. If the
column headings indicate A(8) truth tables have been generated, this
means that a new command signal (STATE) will be involved, and transfer
is made to _-D_ to read the next card by format STS. When all the
input cards have been read, the program terminates.
4. F-re_ister boolean eroression generator (VBLF). This external
function has access, through PROGRAM C0_._0N, to the values read in to
STATE, _a(0)...m_G(3), _(0)..._(2), F(0)...F(3), V(0)...V(3), and
;_(0)..._(3). _he v=iabl_ n=es in SWV(0) t1=ough _(2) _e comple-
mented with a "prime" (') if the oorrespohding V(0) through V(2) is O.
The initial and final values of the register bits are compared consecu-
tively, for any change of state. If STATE is K(12), a special
subroutine is involved, since F(0) always changes from i to O, and the
other bits change according to the corresponding value of R(0) through
R(2). Otherwise, the register bit is determined (REG), the appropriate
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flip-flop terminal involved (BIT), the commandsignal (STATE), and the
switching variable (S%_V). The boolean expressions are printed out by
formats OUTand 0UTO,and control is returned to the executive proo_ram.
5. One-variable truth table (VBL1.). This program reads the one-
variable truth table as follows:
a. The command signal (STATE), the conditional variable (S_V),
and the variable table heading (B(1)), are available by PROGRA_I
CO_,ION.
b. The starting and final values are read in for each row (two
rows in this case) by format VAL1, and the two values compared.
If an expression is to be generated, J or K is determined, and
the "prime" symbol ('), if required, is generated.
c. If B(1) is "C(1)" or "D(1)", six sets of expressions are
generated, with the representative index, I, becoming the
indices 0 through 5. If B(1) is "A(1)", the expressions for
A(1) through A(7) are generated. Otherwise, a single set of
expressions is generated for the column heading involved.
d. if SWV is empty, the expressions are compressed and printed
out by format 0UT1, otherwise they are printed out by format OUT.
6. Two-variable truth table (VBL2.). The procedures here are similar
to those for VBLI., with STATE, SWV, B(0), and B(1) as PROGRAM CO_i0N,
except for the following: _
a. The values corresponding B(O), B(1) and B(3) are read in by
format VAL2, for each of the four rows, as X, Y, and Z.
b. The index in column B(1), now the second, or independent
variable, may be indexed with a representative arithmetic
expression such as: A(I-I), A(I+I), or R(I÷3). In this case, as
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I is incremented in the sameway as in VBL1., the arithmetic
indices are also evaluated accordingly.
c. If B(0) is "M(C,I)", this requires a different format, to
allow for a six character namein B(0). Additionally, as bofore,
compressed formats are required if S_ is blank. Consequently,
there are four output formats: 0UT4, 0UTU4(compressed),
0UT6(six characters in B(0)), and 0UTU6(eompressed.).
7. Additlon/subtraction truth tables (VBL_2.). This program reads
truth tables with three inputs and two outputs. STATE, and B(0)
through B(4) are PROGRAM C01@ION (there is no SWV for these tables).
Procedures are as follows:
a. The values of B(0) through B(4) are read in by format VAL3,
as V(0) through V(4).
b. The J or K signal is determined by comparing the values of
v(o) v(3).
c. The complement symbol, or "prime" ('), is introduced for
B(0), B(1), and B(2), when the corresponding V is 0.
d. if B(0) is equal to "A(0)" or "A(8)" the boolean expression is
printed out by format 0UTA.
e. If B(0) is equal to "A(I)", seven boolean expressions, _th
J
numerical indices, are printed out, for A(1) through A(7), using
format 0UTA.
f. Whenever B(4) is "B(I-I)", and the V(4) is i, B(O), B(1), and
B(2), with "primes" where necessary, and with numerical subscripts,
are used to print out the eight boolean expressions for "B(0)"
through "B(7)" (the carry-bits), using format OUTCY. The boolean
expression for "B(8)" is then printed out by format CY8.
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8. Cotunter boolean expressions (PCNTR.). Since, in t_is pro&_ram,
pre-determined expressions will be generated, the 64 truth valu_
cards for the counter truth table have been extracted from the input,
leaving only the column headings. These character values are carried
through as DX(O) through DX(ll) by PROGRAi,I COI_,iON,and the twelve
•boolean expressions (D(O)J through D(5)J, sad D(O)K through D(5)E)
are generated by the PCNTR. (NX) external function. Control is then
returned to the main, or executive, program.
9. Output. The output of the boolean expression program is sho_,m in
Appendix I.
B. BOOLEANEQUATIONS
The executive, or main, program for this portion will be discussed in
two sections, in conjunction with the applicable external functions.
1. Executiye program (I). Reading in the individual boolean
expressions successively, using format IN, this portion terminates
when the F register expressions have all been read. In the process,
it loads the expressions, according to the loop index, into four
vectors: BIT, STATE, CLOCK, and VAR. It has previously been
determined, by inspection, that only one variable, other than the
command signal, is involved in the P register equations. These
vectors are declared as PROGRAM CO_[ON fo_ ready access by the equation
generating external function, FEQN.(A).
2. F-re_ister equation generator (FEQN.(A)). The argument in this,
and all successive equation generating functions, is the index of the
"loading loop". In this function, eight vectors are declared:
F(O)J through F(3)J, and F(O)K through F(3)K. These vectors are
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declared as rows of an array, or matrix, called F. Each row has an
index, N(1) t_ough N(8), which keeps track of the next empty col_umn
position in each matrix row (or vector). The namesare loaded into
the first column, and the constant called EQUALinto the second
column. The expressions are first minimized, and duplications are
eliminated. Each expression, in turn, is checked for the corre-
sponding F matrix row, and the three parts of each expression are
loaded into the vacant rows of the appropriate vector, preceded by
the constant called PLUS for all but the first expression. Each
vector thus becomes a complete boolean equation. In addition, for
the command signal POWER, the J terminal of each flip-flop is grounded,
setting the flip-flop to i. Thus, P0_R is added as the last term of
each J equation. The equations are printed out, using the format E_S.
3. Executive program (iI). This portion reads in the succeeding
boolean expressions, already arranged by registers. Each expression
is loaded and packed by the external function LOAD.(-,T), the missing
ar&ument being the index used in each successive "loading loop". The
argument T is necessary in the case of the memory equations, where
the flip-flop terminal name is a seven-character name, M(C,I)J or
_(C,I)K, which exceeds the storage capacity of one IBM 7094 memory
word. Thus, in this unique set of expressions, T is used to store
the J or K indicator. Using the L'T IN_p_ocedure, the first letter of
the expression name is checked, and each "loading 10oP" is terminated
when this letter changes. After each termination, the appropriate
external function is executed to generate the boolean equations for
that register. After all equations have been generated, the program
terminates.
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4. Leadin_ function (LOAD.(X,T)). Using the arguments as d_scribed
above, this program first determines which read format to use, and
reads in the boolean expression as the expression name, JK, and then
forty two single characters, _X(O) through VX(41). These c_racters
are compressed to eliminate blank characters, and loaded, _th
trailing blanks, into a seven-word vector, VY, by the external
function CI,_PCK.(VX,VY). This vector is then loaded sequentially into
a single column of a seven-row matrix, Y, the particular column being
determined by the index generated in the executive program. Control
is then returned to the executive program.
5. G-re_ister equation generator (GEQN.(B)). This function defines
a two-row matrix, each row being one of the G equations, G(0)J or
G(0)K. The name is loaded into the first column, and EQUAL into the
second column. Two indices, NG(1) and NG(2) keep track of the next
empty column in each row. The vector, BIT, and matrix, Y, are
scanned sequentially by columns, and BIT is matched with the first
column of G, to determine the corresponding row. The same packing
procedure is again used as in FEQ_N. However, POWER and START generate
independent signals to the E and J terminals respectively, and are
loaded as complete expressions, ignoring whatever else may have been
D
included by the input expression. The two rows are then printed out
according to format OUT. The results at@ the boolean equations.
6. Memory-word equation .generator (_E0_.(X.T)). This function uses
the second argument, T, to store the J or K of the boolean expression
name, as has been explained in regard to LOAD(-,T) above. Otherwise,
the equation packing procedures are the same as in FE0_'. The matrix
is M, the row index vector is NM, and the output format is 0UTM.
3O
v. D-r  i.terequation  n rator In
registers, five memory words serve to store the entire boolean
expression. Hence, only the first five components of the Y matrix
column are loaded into the equation matrix row, while the other two
components are ignored. In the D register, however, the D(0) counter
expression requires the full seven words. Consequently, all seven Y
components are loaded into the equation matrix row. Here the equation
matrix is D, the indicator vector is _D, and the output format is 0UTD.
The first column of D, which has twelve rows, is leaded by inserting
the index, 0 through 5, into the parentheses of the words "D(0)J" and
"D(0)K" respectively, using a shifting of the index and a logical-or
operation.
8. C-reqister equation _enerator (CEC_.IB)). The loading procedure
in this function, including the equation name generation, is identical
to the procedure for DEQN., except that only five components of Y are
used. The matrix is C, twelve rows in size, the index vector is NC,
and the output format is again OUT.
9. R-register equation generator (REQN. (X)). The matrix for this
function is R; the indices are NR(1) and NR(2); the row, or equation
names are R(I)J and R(I)K, and the output format is OUT. The
procedures are in all respects similar to GE_, except that the entire
contents of BIT are matched to determine _he appropriate row for
loading.
10. A-re_ister equation generator (AEQN. (X)). This function, in
addition to generating the JK flip-flop equations for the A register,
also generates carry-bit (B) equations for the addition and subtraction
operations. The A matrix is defined _ith 18 rows: A(0)J through A(8)J,
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and A(0)IC through A(8)K. For format purposes, the indices are printed
as decimal vice octal integers. For the carry bits, a B matrix is
defined of nine rows, B(0) through B(8). The row, or equation, names
are loaded using the same process as for DE_. The BIT vector and Y
matrix are read in sequentially by columns. BIT is compared to the
twenty-seven row names to determine the appropriate equation row, and
the expression is loaded into the row, according to the corresponding
indicator, NA or NB. This is repeated until BIT and Y have been
completely unloaded. Control is returned to the main program, which
then terminates.
ll. Error return. In each of the equation generating programs, an
error return is executed whenever there is no match between BIT and
the matrix row names for that program. Ideally this should never
occur, but it serves to terminate the program early if one of the
input cards should be out of sequence, and this was not detected in
the main program.
12. 0utout. The output for this program is shown in Appendix E, and
is the boolean translation of the original CDL description.
b
APPEIh_DiXA
DESCRIPTION OF A SIi_LE DIGITAL COI{PUTER USING
CHU'S COI_UT_R DESIGN LANGUAGE
CO_E,f_qTBEGIN THIS IS THE DESCRIPTION OF TEE FIRST
VI_RSiON OF A DESIGN OF A SIMPLE STORED PROGR_u_ DIGITAL
COM/_UTER FOR TEE PURPOSE OF ILLUSTRATING CHU'S COI_UT_R
DESIGN LANGUAGE. THE NIhT_--BIT INSTRUCTIOi_ F0_,LAT C01_SISTS
OF A Th_BIT OP CODE AND A SIX-BIT ADDRESS FIELD.
THERE ARE NINE INSTRUCTIONS: ADD, SUBTRACT, C0h_DiTIONAL
TRANSFER, UNCONDITIONAL TRANSFER, STORE ACCUMULATOR,
SHIFT LEFT, SHIFT RIGHT, CLEAR ACCU_,_-LATOR, AND STOP.
THE SEQUENCING IS CONTROLLED BY OPERATION COUNTER F.







COW,LENT BEGIN THE FOLLOWING STATF_ENT WITH LABEL POWER(ON)
INDICATES WHAT HAPPENS WHEN POWER SWITCH IS TURNED ON
2d4D THAT WITH LABEL START(ON) INDICATES WHAT H._-PPENS
















F _-17; G -_-O.
G "_-i.
I__FG=-O THEN BEGIn[ C'_-O; D'*-O END;
I_.FFG=-l THEN BEGIN F "+-6.
R*- _(C) ; D co_m___.!+i;
I_F G=O THEN F-,--17;




R_- M(C) ; F*- ii.
A-*-A su__.bbR; F -e-13.
T_-_ATBEGIN D *-R(ADDR) ; F _- 13
F "_-13.









A ._-1 sh.._rA; F *-13.
A_-I cirl A; F_-13.





R COMPUTER SIMULATION_ SEQUENCING CHECK
R DECLARATIONS
R REGISTERS - A(O-8IgC(O-SttD(O-5),R(O-8)_F(O-3)tG(O)
R SUBREGISTERS - R(OP) = R(O-2)
R R(ADDR) = R(3-8)
R F(I) = F(I-3)
R MEMORY - M(C) = M(0-6_0-8)
R DECODER - K(O-I?K) (NOTE - IN MAD LANGUAGE_ K AFTER
R A DIGIT INDICATES AN OCTAL
R NUMBER_ WHILE NO LETTER SUFFIX
R INDICATES A DECIMAL NUMBER)
R CLOCK - P




R. PROGRAM BEGINS HERE












PRINT COMMENT $ $
COMPUTER SIMULATION9 SEOUENCING
(ALL REGISTER CONTENTS ARE OCT
POWER ON$





























































































R***** SIMULATE CYCLING WITH G EQUAL 0
WIR P.L°5
PRINT COMMENT SO
PRINT COMMENT S S
T'O START
STARTS





NORMAL MODE IS INTEGER
ENTRY TO SHRA,






R***** CIRCULATING LEFT SHIFT
Y = X.A,4OOK
Z = (X,LS,1),A,77?K








NORMAL MODE IS INTEGER
ENTRY TO SUB,
R *****(SUBTRACTION BY ADDITION OF 2iS COMPLE_FNT)































































COMPUTER SIMULATION, SEQUENCING CHECK
(ALL REGISTER CDNTE_TS ARE 3CTAL)
CLOSK
PULSE STATE $ C D R F A
POWER ON
I 0 71 71 771 17 771
2 <17 0 O0 O0 771 17 771
START
3 I O0 OO 771 17 771
4 KI7 I O0 OO 771 06 771
5 K06 I O0 Ol 510 12 771
6 KI2 1 i0 Ol 513 05 771
7 K05 1 I0 Ol 510 16 771
8 K16 1 I0 Ol 510 13 000
9 <13 1 Ol Ol 51D 06 000
i0 K06 I Ol 02 070 12 000
ii K12 I 70 02 07_ O0 000
12 <00 I 70 02 375 I0 000
13 <I0 I 70 02 375 13 376
14 KI3 I 02 02 376 06 376
15 <06 I 02 03 171 12 376
16 <12 I 71 03 171 Ol 376
17 <01 I 71 03 155 II 376
18 <II I 71 03 156 13 220
19 KI3 i 03 03 155 06 220
20 <06 1 03 04 312 12 220
2i KI2 I 12 O_ 312 _3 220
22 <03 I 12 04 312 13 220
23 K13 I 04 04 312 06 220
24 <06 I 04 05 543 12 220
25 K12 I 40 05 540 05 220
26 <05 I 40 05 543 14 220
27 K14 I _0 05 54_ 13 ii0
28 <13 I 05 05 543 06 II0
29 K06 I 05 06 523 12 ii0
30 <12 I 20 06 523 05 II0
31 K05 I 20 06 523 15 Ii0
32 KI5 I 20 06 523 I3 220
33 K13 I 06 06 523 06 220
34 <06 1 06 07 410 12 220
35 <12 i I0 07 410 04 220
36 <04 I I0 I0 410 13 220
37 <13 I I0 IO 413 06 220
38 K06 I I0 II 277 12 220
39 K12 I 77 II 27/ 02 220
40 <02 I 77 II 277 I3 220
41 <13 I II Ii 277 06 220
42 K06 I Ii 12 50_ 12 220
43 <12 I 04 12 50_ 05 220
44 <05 0 04 12 50_ 17 220









R***** TEST FOR CONDITIONAL STATEMENT
W'R COND.E,$W'R$,OR,COND.E,$OIR$
T'O CON




R***** TEST FOR ILLEGAL CONDITIONAL STATEMENT
O'R COND.E.$OtE$
T'O ERROR











R_** ELIMINATE K FROM STATEMENT LABEL
STATE=(STATE.A.77777777K4).V.$O0_O) $
E'L













































L'T INI,SX.CX,V(O) . ..V(3)
R***** TEST FOR NEXT CONDITIONAL OR COMMAND SIGNAL


































R***** TEST FOR R(ADDR) TRANSFER TO C OR D
WtR CONT.E.$R.A.7759 CONT=$R(ADDR$




























V'S IN1 = $C5,$6,C3,$1,4£6"$
V'S IN3 = $C5,$6,2C6_$
V'S OUT = $1H ,C5,S6,C_gS2tC1,S6tC4tS29C6_$
VIS OUT2 = $1H ,C5_$19,C4t52,C6"$
V'S FO = $1H ,CS,S19,?HF(O) 0"$
V'S FI = $1H ,CS,S19,11HF(1) R(OP)_$





















































































































































TIH Llt FOR I=1_I, I.G, IO0
RtT INgSTATE(I)_SWV(1)_VAL(1),REG(1)gCONT(1)
W°R SWV(1)oE.SEND $_ ToO EXIT
R_ REPEAT tSTATEIt°SWVmgAND°VALI9 WHERE APPLICABLE9





PRINT COMMENT $I F-REGISTER
FTAB.(I)
PRINT COMMENT $I G-REGISTER
GTAB°(1)
PRINT COMMENT $1 E-REGISTER
CTAB.(1)
PRINT COMMENT $1 D-REGISTER
DTAB.(1)
















VtS IN = $S1_CS_S6,C49S2tCIt_69C49S29C6_$
VIS HEAD2 = $IH09C59S2_9C5_$
VtS CLR = $IH09S15,C4_$319C4"$









TtH L2_ FOR J=l_lt J,G,I-1
R##_ TEST FOR END OF F OPERATIONS
WeR REG(J)°NE.$F $°AND.REG(JI°NE.$F(I|$g ToO L2
WtR STATE(J).E.$POWER$.OR.STATE(J).E.$START$t TIO L2





R***** TEST FOR R(OP) TRANSFER TO F
WtR REG(J).E.$F(1)$
TIH L3_ FOR K=091_ K.G°5
ROP=K












R ***** READ VALUE OF CONDITIONAL VARIABLEt IF ANY
YY=VAL(J)
L2












V_S HEAD:$1HO,CS_SS,34HF(O} F(1) F(2) F(3} R(O) R(I} R(2)9
IS6,19HF(0} F(1) F(2) F(3)*$
VtS HEADI:$1HO,C5,S5,19HF(O) F(1) F(2) F(3)tS19C49S]6_











GBIT = $ G $
T'H L4, FOR L=I_1, L.G.I-I
WtR SWV(L).E.$ G $_ SWV(L)z$ G$
R***** COMPLEMENTALL CONDITIONAL VARIABLES IF TRUTH VALUE 0
WIR VAL(L).E.$O$9 SWV(L):(SWV(L).A.77777777K4),V.$OOO0 t $
R***** TEST FOR END OF G OPERATIONS
WtR REG(L).NE.$G $, ToO L4
R_**** PRINT COMMAND SIGNAL AND CONDITIONAL VARIABLF
PUNCH FORMAT HFAD29STATE(L)tSWV(L)
P,T HEAD2_STATE(L)gSWV(L)
R***** PRINT TRUTH TABLE HEADINGS
PUNCH FORMAT CLR,GBIT,GBIT
pIT CLR,GBITtGBIT














R***** DEFINE COLUMN HEADINGS
VoS CBITS : $C(1)$_$D(1)$_$R(I+$)$
TtH L6, FOR N:I_It N.G.I-1
R***** TEST FOR END OF C OPERATIONS
W°R REG(N).NE.$C $_ TIO L6
R***** PRINT COMMAND SIGNAL AND CONDITIONAL VARIABL_
PUNCH FORMAT HEAD2,STATE(N)tSWV(N)
P'T HEAD29STATE(N)gSWV(N)




























R***** DEFINE COLUMN HEADINGS
V'S DBITS : $D(I)$,$R(I+3)$
T'H Lg, FOR Q:191, Q.G.I-I
R***** TEST FOR END OF D OPERATIONS
W'R REG(Q).NE.$D $, TIO L9
R***** PRINT COMMAND SIGNAL AND CONDITIONAL VARIABLF
PUNCH FORMAT HEAD29STATE(Q)tSWV(O)
P°T HEAD2,STATE(Q),SWV(Q)






















V'S HEADDI = $1HO,29HD(O) D(1) D(2) D(3) D(4) D(5)tS21t








R***** DEFINE COLUMN HEADINGS
VtS RBITS = SR(I}$_$M(Cgl)$
T°H L13_ FOR NN=1_19 NNoG. I-i
R***** TEST FOR END OF R OPERATIONS
WIR REG(NN),NE.$R $9 T°O L13















R***** DEFINE COLUMN HEADINGS
VoS MBITS = SM(C_II$,SA(1)$
T°H LlSt FOR OQ=I_I9 QQ.G.I-I
R***** TEST FOR END OF M OPERATIONS
WtR REG(OO),NE°$M(C)$9 TtO L15














R***** DEFINE COLUMN HEADINGS
VtS ABITS = SA(O)$9$A(1)$9$A(1)$9$A(I+I)$9$A(I-I)$_$A(?)_t
ISA(BI$9$R(O)SgSR(1)$9$R(8)$9$B(O)$tSB(1)$9$B(8)$,SB(I-1)$,
25B(7)$
R***** DEFINE SWITCHES FOR A(O) TABLE AND ADD/SUB
BOOLEAN AX_AY
TIH L169 FOR II=l_It II.G.I-I
R***** TEST FOR END OF A OPERATIONS
W'R REG(II).NE.$A $9 T'O LI&
PUNCH FORMAT HEAD29STATE(II)gSWV(II)
P'T HEAD29STATE(II)gSWV(II)












































































R*w*** GENERATE ONE VARIABLE TRUTH TABLE (CLFAR OR SFT G TO I)
EtO PRNTlo






R_*_ GENERATE TWO VARIABLE TRUTH TABLE (TRANSFER)
EtO PRNT2,






VtS CLR = $1H ,S17,11_$34,11"$





R*_ GENERATE SIX BIT COUNTER TRUTH TABLE
NtS INTEGER
D'N X(11)
TIH LOOP, FOR I=0_1, I°G.63
K=I
L=I+I








V'S CNT = $1H ,6($2,11,$2),$2096($2,11_$2)_$
E'N
EXTERNAL FUNCTION PASe(XY)
R***** GENERATE ADD/SUB TRUTH TABLES
NIS INTEGER
BOOLEAN X_Y






















































F(Ù) F(1) F(2) F(3) G
I 1 I ] 1
F(O) F(1) F(2) F(3) G
0 I I 0 0
F(O) F(1) F(2) F(3) G
0 I I 0 I
F(O) F(I} F(2) F(3} R(O) R(1) R(2)
1 0 I 0 0 0 0
F(O) F(1) F(2) F(3) R(O) R(1) R(2)
1 0 1 0 0 0 1
F(O) F(1) F(2) F(3) RIO) Rll) R(2)
I 0 1 0 0 1 0
F(O) F(1) F(21 F(3} R(O) R(I) R(2)
1 0 1 0 0 1 1
F(O) F(1) F(2) F(3) R(O) R(I) R(2}
1 0 1 0 1 0 0
F(O) F(1) F(2) FI3) RIO) Rll) R(2)
1 n 1 0 1 0 1
F(O) F(1) F(2) F(3)
0 0 0 0
F(O) F(1) F(2) F(3)
1 0 0 0
F(O) F(1) F(2} F(3)
0 0 0 I
F(O) F(I) F(2) F(3I
1 0 0 1
F(O) F(1} F(2) F(3)
0 1 0 0
F(O) F(1) F(2) F(3)
0 0 1 0
F(O} F(I} F(2} F(B}
0 0 1 I
F(O) F(1} F(2) F(3) C(3}
0 1 0 1 I'
F(O) F(1) F(2) F(3) C(2}
0 1 0 1 1
F(O) FI1) F(2) F(3) el1)
0 1 0 1 1
F(OI F(I} F(21 F(3) C(O)
0 1 0 1 1
F(O) F(1} F(2) F(3)
1 0 1 ]
F(O} F(1) F(2) F(3)
I 1 0 0
F(O} F(1} F(21 F(31
1 1 0 1
F(O) F(1} F(2) F(3)
1 1 1 0
F(O) F(1) F(2) F(3)
0 1 1 n
F(O) F(1) g(2} F(_)
1 I ] l
F(O) F(1) F(2) F(3}
1 0 1 0
F(O) F(1) F(2) F(_)
0 0 0 O
F(O} F(1) F(2) F(3}
0 O O 1
F(O) F(1) F(2) F(_)
0 0 1 n
F(O) F(1) F(2) F(_)
0 0 1 1
F(O) F(1) g(2) F(_)
0 1 0 0
FIO) F(1) F(?) F(_)
0 1 n 1
F(O) F(1) F(2) F(9)
1 0 0 0
F(O) F(1) F(2} F(_)
1 0 1 1
F(O) F(1) F(2} F(3}
I 0 0 1
F(O) F(1} F(2) F(3)
1 0 1 ]
F(O) F(1) F(2) F(_)
1 0 1 ]
FrO) Ftl) F{2) F(9)
1 0 1 1
F(O) F(1) F(2) F(3)
1 0 I 1
g{O) F(1) F(2) F(3)
I l 1 1
F(O) F(I} F{2) F(3)
1 1 1 0
F(O) F(1) F(2) F(31
1 1 n 1
F(O) F(1) F(2) F(3)
1 1 0 n
F(O) F(1) F(2) F(3)
0 1 1 n
F(O) F(1) F(?} F(_)
1 0 1 1
g(o) F(1) F(2) F(3)
1 0 1 1
F(O} F(1) F(2) F(_)




















































































































OD(O) D(1) D(2) D(3) D(4) D(5)
0 0 0 0 0 0
0 0 0 0 0 1
0 0 0 0 1 0
0 0 0 0 1 1
0 0 0 1 0 0
0 0 0 1 0 1
0 0 0 1 1 0
0 0 0 1 1 1
0 0 1 0 0 0
0 0 1 0 0 1
0 0 1 0 1 0
0 0 1 0 1 1
0 0 1 1 0 0
0 0 1 1 0 1
0 0 1 I 1 0
0 0 1 1 1 1
0 1 0 0 0 0
0 1 0 0 0 1
0 1 0 0 1 0
0 1 0 0 1 1
0 1 0 1 0 0
0 1 0 1 0 I
0 1 0 1 1 0
0 1 0 1 1 1
0 1 1 0 0 0
0 1 1 0 0 1
0 1 1 0 1 0
0 1 1 0 1 1
0 1 1 1 0 0
0 1 1 1 0 1
0 1 1 1 1 0
0 1 1 1 1 1
D(O) D(1) D(2) D(31 D(41 _(51
0 0 O 0 0 1
0 0 n 0 1 O
0 0 n n 1 1
0 0 0 1 O 0
0 0 0 1 0 1
0 0 0 1 1 0
0 0 o 1 1 1
0 0 1 0 _ 0
0 0 1 n n 1
0 0 1 O 1 o
0 0 I 0 I I
0 0 1 1 0 0
0 0 1 1 0 1
0 0 1 1 1 0
0 0 1 1 1 1
0 1 0 0 o o
0 1 0 0 O I
0 1 O n 1 o
0 1 O O 1 1
0 I o _ o 0
0 1 o 1 0 1
0 1 0 1 1 0
0 1 0 1 1 1
0 1 1 0 o n
0 1 1 0 O 1
0 1 1 0 1 o
0 1 1 0 1 l
0 1 1 1 0 o
0 1 1 ] 0 ]
0 1 1 1 1 0
0 1 1 1 1 1







































































































































































































































































































































































































































































































































































































































































































































































































R_ SET UP J- AND K- SUFFIX
VtS FLF = SK$tSJ$
P°N STATE_REG(3)_SWV(2)tFLF(1)_B(4)_DX(11)
PiN F(3)_V(2)tFN(3)
TIH LPO_ FOR L=O_lt L,G,IO0
LiT INI_STATE_REG(O),.,REG(3)t_WV(O)I,.SWV(2)
R_***_ TEST FOR END OF F TRUTH TABLES







Ri_*i TEST FOR COUNTER TRUTH TABLE
WtR DX(2),E,$D(2)$_ TtO D£OUNT
R°T RGSTRgB(O)oo,B(4)




















R***** COUNTER TRUTH TABLE
PCNTR.(NX)
ToO NEXT
VIS INI = $SItC5_$597(C49SI)*$
VIS IN2 = $$13.7(CI.$4)_$5,4(CI,$4)*$
V'S STS = $$1,C5,$25,C5"$
VIS RGSTR = $$2.3($4,C6)oS15_2($4_C6)*$
V°S DREG = $$1,6{C4,$1),$20t6{C49SI)*$
E'M
EXTERNAL FUNCTION VBLF.(NX)




TIH LP1, FOR I=O,It I.G.2
W°R V(I),Eo$O$






























R***** GENERATE SPECIAL TERMS FOR R(OP) TO F(I) TRANSFER
OIR wSWV(O}.E.$R(O) $.OR°SWV(O).E.$R(O) I $
PiT OUT,REG(J),BIT,STATE,SWV(J-1)
PUNCH FORMAT OUT,REG(J)tBIT_STATEtSWV(J-1)
O°R SWV(O).E°$ G $



















= $1HO_CA,C1,3H = 9C592H_P_$
$1HO_C49C193H = 9C593H_P_C6_$
EXTERNAL FUNCTION VBLI.(NX)




TtH LOOPt FOR I=0,I, I.G.1
RIT VAL1,XtY
WIR X.E.$OS.AND.Y.E.$1$














































OUT1 = $1HO_C4tC1,3H = _C593HeP*oC49Cl*$








TIH LOOPt FOR I=0_1_ I,G,5
V(1)=(DX(I),RS,6),V,$*O0000$






V°S OUTJ = $1HO_C4tC












TtH LOOPt FOR I=Otlt I,Ge3
RIT VAL2_XgYtZ
V=$ $
R***** COMPLEMENT SECOND VARIABLE IF TRUTH VALUE IS 0
WtR Y,E,$OSt V=$O$
WtR X,E,$O$.AND,Z,E,$1$
















































































= $1HO_C_CI_3H = _CS_3HeP_CS_2(IH*_C6_CI)*$
= $1H0,CS_CI_3H = _C5_3H_P_CB_2{1H*_C6_C1)_S
= $1HO,CS_Cl,3H = _CS_2HeP_2(1H#_C6eCl) e$
= $1H0_C6_CI_3H = ,CS_2HePe2(1H_C6_C1)e$
EXTERNAL FUNCTION VBL32.(NX)





TtH LOOP, FOR I=O,It I.G.7
RtT VAL3.V(O)...V(4)
U=$ _$
R_ COMPLEMENT FIRST VARIABLE IF TRUTH VALUE 0
WtR V(O).E.$O$_ U=$t_$
X=$ _$
R_ COMPLEMENT SECOND VARIABLE IF TRUTH VALUE 0
WIR V(1).E.$O$. X=$I,$
W=$ $
R_ COMPLEMENT THIRD VARIABLE IF TRUTH VALUE 0
WtR V(2),E.$O$, W=$I$
WtR V(O).E.$O$.AND.V(3).E.$1$
R_ TEST FOR J TERM
BIT=FLF(1)
O°R V(O).E.$1$.AND.V(3).E.$O$







R_*_** GENERATE TERMS FOR ALL BITS OF A
MASK=777700777777K








































OUTA = $1H0_C49Cl_3H = oC593H_P_t2(C4tC2)oC4tCl_$
OUTCY = $1H0_2HB(,IltSH) = 9CSt3H_P_t2(C49C2)tC4tCl_$
CY8 = $1H0t8HB(8) = tCSt2H_P_$
APPENDIX I











































OF(1)J = K(13) _p
OF(3)K = K(13)_P
OF(1)K = K(I&) _p
OF(2tJ = K(I_)_P



























































= START_P_ G t













= K(12)_P_C(O) _R(3) ,
= K(12)_P_C(I) _R(4) t
= K(12)_P_E(2) _R(5) '










= K(13)IP_C(2) _D(2) '
= K(13)_P_C(3) _D(3) t
= K(13)_P_C(_) _D(4)










































































































































































































































































































































































































































VtS EQUAL = $= $
VtS PLUS = $ + $
R*_*_ LOAD F EXPRESSIONS
TIH LOOPl_ FOR A=Otl9 A.G.500
LoT INtJK







R_ LOAD G EXPRESSIONS
ToH LOOP2_ FOR B=191, B.G.IO0
LOT INgJK




R_ LOAD C EXPRESSIONS
T_H LOOP3_ FOR C=ltlt C.G.IO0
LOT INtJK




R***_* LOAD D EXPRESSIONS
TtH LOOP4t FOR D=1.1, D.G.IO0
LiT INgJK




R***** LOAD R EXPRESSIONS
LOOP5
EXIT5
TtH LOOP5, FOR E=1,19 E.G. IO0
L'T INtJK




R***** LOAD M EXPRESSIONS
LOOP6
EXIT6
T'H LOOP6, FOR F:I,1, F.G. IO0
LiT INtJK




R***** LOAD A EXPRESSIONS
LOOP7
EXIT7







VoS OUT : $1HO,C59S3,3(C3.SC6)/IHO,S8_(C_5(6)*$
VIS CHECK = $1HO,SSt2OHCHECK INPUT SEQUENCE*$
V°S IN : $SItCS,S3,CStC39CS*S
EtM
EXTERNAL FUNCTION FEQN.(X)








TtH LOOP9 FOR I=0_I_ I.G.X-2





























TIH LPlt FOR K=l,lt
F(K92)=EQUAL
T°H LP29 FOR L=091,























OA(1)K = K(IO)*P*A(1) *R(1)**B(1)
OA(2)K = K(IO)*P*A(2) *R(2)O*B(2)
OA(3)K = K(IO)*P*A(3) *R(3}'*B(3)
OA(4)K = K(IO)_P*A(4) *R(4)'*B(4)
OA(5)K = K(IO)*P*A(5) *R(5)I*B(5)
OA(6)K = K{IO)_P_A(6) _R(6)O_B(6)
OA(7)K = K(IO)_P_A(7) *R(7)t*B(?)
OB(O) = K(IO)_P_A(1) _R(1)t_B(1)
OB(1) = K(IO)IP_A(2) _R(2)'IB(2)
OB{2) = KIIO}*P*A(3) *R(3)'*B(3)
OB(3) = K(IO)_P_A{4) _R(4)i_B(4)
OB(4) = K(IO)_P_A(5) _R(51O_B(51
OB(5} = K(IO)_P_A(6) *R(6)'*B(6)
OB(6) = K(IO)*P_A(7) _R(7)'_B(7)
OB(7) = K(IO)_P_A(8) *R(B)t*B(8)
OA(1)K = K(IOt_P_A(1) _R(1) _B(1) _
OA(2)K = K(IO)_P_A(2) _R(2) _B(2)_
OA(3)K = K(IO)_P_A(3) _R(3) _B(3)_
OA(4)K = K(IO)_P_A(4) _R{_) _B(4)_
OA(5)K = K(IOI_P_A(5) +R(51 *B(51 _
OA(6)K = K(IO)_P_A(_) _R(6) +B(6) _
OA(7)K = K(IO)_P_A(7) _R(7) _B(7)_
OB(O) = K(IO)_P_A(1) _R(1) _B(1) *
OB(1) = K(IOI_P_A(2) _R(2) _B(2) *
OB(2) = K(IO)_P_A(3) _R(3) _B(3) _
OB(3) = K(IO)_P_A(_) _R(_) _B(4)_
OB(4) = K(IO)*P*A(5) *R(5) *B(5) _
OB(5) = K(IO)_P_A(6} _R(6) _B(6)_
OB(6) = K(IO)_P_A(7) _R(7) _B(7} _
OB(7) = K(IO)*P*A(8) *R(8) *B(8)_
OB(O) = K(IO)_P_A(1) _R(1) _B(1)
OB(1) = K(IO)_P_A(2) _R(2) _B(2)
OB(2) = K(IO)_P_A(_) _R(3) _B(3)
OB(3) = K(IO)_P_A(_) _R(4) _B(&)
OB(_) = K(IO}_P_A(5) _R(5) _B(5)
OB(5) = K(IO}_P_A(6) _R(6) _B(6)
OB(6) = K(IO)_P_A(7) _R(7) _B(7)
OB(7) = K(IO)_P_A(8) _R(8) _B(8)
OA(B)J = K(IO}*P_AiB)'*R(B)_*B(8)
OA(B)J = K(IO)_.P_A(B)_R(8) _B(8) _
OA(8)K = K(IO)_P_A(8) _R(8)_B(8)
OA(8)K = K(IO)_P_A(8) _R(8) _B(8)_































EXTERNAL FUNCTION LOAD. II_T)



















T'H LOOPs FOR d=lsIs
Y(J,I)=VY(J-I)
FIN
VIS IN1 : $$1sC5_$3s_2CI*$
























TIH LPI9 FOR J=N_I* J.G*41
A(J)=$ $
TIH LP29 FOR K=091s K-G.6
EXTERNAL FUNCTION GEQN,(X)






VtS GC(1)=$ G J$,$ G KS






TIH LOOP, FOR I=1,I,



















LP2, FOR K=I,1, K,G.4
G(J,NG(J)+K)=$ $





























TIH LOOPM_ FOR I=1,1_ I.G,X-1


















PRINT COMMENT SO I = 0_.,,_85
F'N
VtS OUTM = $1H-_C69CI_S3t3(C3,SC6)/IHOtSIOt3(C395CS)*$
EON
EXTERNAL FUNCTION DEQN.(B)






R_**** LOAD EQUATIONS MATRIX ROW NAMES
LPl
LP2





TtH LOOP_ FOR J=l_lt J°G.B-I
TIH LP2_ FOR K=1_1_ K°G°12
WtR BIT(JI.E.D(Ktl)t ToO PACK
pOT CHECK
ERROR RETURN












T'H LP4, FOR M=I.I$ M.G.12
P'T OUTD,D(M,I)...D(MtND(M)-2)
FiN















R***** LOAD EQUATIONS MATRIX ROW NAMES





TtH LOOP_ FOR J=l_lt J.G.B-I
TtH LP2_ FOR K=1919 K.G.12
WtR BIT(J).E.C(K_I)_ TeO PACK
piT CHECK
ERROR RETURN
R***** PACK EXPRESSIONS INTO EQUATIONS

























TtH LOOPt FOR I=I_1_ I.G.X-I
TIH LPR1, FOR J=l,]_ J.G.2
WtR BIT(I).E.R(J_I)_ TIO PACK
piT CHECK
ERROR RETURN




































TtH LOOP9 FOR J=lt19 J.G.X-I
TtH LP2_ FOR K=1_I, K.G.18
WOR BIT(J).E.A(K_I)9 ToO PACKA
TIH LP3_ FOR L=I_I_ L.G.9
W°R BIT(J).E.B(L_I)t TtO PACKB
PiT CHECK
ERROR RETURN




















TtH LP6_ FOR P=1_I_ P.G.18
PIT OUTAgA(P_I)...A(PgNA(P)-2)
ToH LP?, FOR Q=Itl_ QeG.q
P*T OUTA_B(Q,1)...B(Q*NB(Q)-2)
F_N
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